rbaltiss@worldaccess.nl wrote: > > Hm. You should probably think of mapping the addresses $000000-$0fffff > > (1MByte) > > with the MMU, i.e. with slow access. Then you can have some additional > > RAM in this space to replace the ROMs for example, which you couldn't do > > otherwise (without sacrificing 8032 RAM for this purpose). > > I think you missed the point. A16-A23 of the CPU and those of the MMU are > placed PARALLEL! Which lines are active depends if the 65816 is in the area > $000000/$00FFFF or not. This means I can replace ROM with RAM form every other > big page I want. Ok, I see now. But then the `normal', i.e. the fast 65816 memory would have to be able to handle a `slow' memory access, when the MMU is used. But you use the 65816 with the same 1 MHz anyway, right? Andre -- Email address may be invalid. Use "fachat AT physik DOT tu-chemnitz DOT de" ------Fight SPAM - join CAUCE http://www.cauce.org------Thanks, spammers... Andre Fachat, Institute of physics, Technische Universität Chemnitz, FRG http://www.tu-chemnitz.de/~fachat
Archive generated by hypermail 2.1.1.