On 2013-12-10, at 08:20, Jim Brain <brain@jbrain.com> wrote: > I know it's not much, but I was able to successfully synthesize and use a small chunk of handwritten Verilog last night to implement 4 read/write registers in a CPLD. I wired it up to the C64, and 56832-56835 now can hold 4 different value. > > Pretty trivial, but it's something. Heh - I haven’t gotten even /that/ far yet! Congrats on the first rewarding results! -- SD! Message was sent through the cbm-hackers mailing listReceived on 2013-12-10 21:00:06
Archive generated by hypermail 2.2.0.