Hello! Jim Brain wrote: > Is there any way for someone to write some test code that would exercise > the various conditions to ensure I have the Verilog correct? First of all, can you re-program the CPLD on the PCB, or do you need to do before you solder it? In other words, do you have to make it right in one go, or can you correct errors in circuit? Generally, if you put the thing in the machine and it boots, this is a good sign that it is partially working. Then you can observe whether it boots instantly or after some delay - if it boots instantly it means that it didn't find RAM in bank 1 which would imply that LDA (xx),Y operations don't work. Regards, Michau. Message was sent through the cbm-hackers mailing listReceived on 2017-11-07 20:02:27
Archive generated by hypermail 2.2.0.