________________________________ >[...]I would >however be rather certain that the read and write cycles that we >documented for the JSR instruction correspond to reality. The bus activity came from a logic analyser, so barring any transcription errors it should be correct.Received on 2018-09-24 11:00:05
Archive generated by hypermail 2.2.0.