Jim Brain wrote: > But, the idea of a state machine like the Verilog uses still would work. Yeah, but taking into account VIC accesses, interrupts etc, it might quickly get tricky and indeed unfittable in a CPLD. Regards, Michau.Received on 2020-05-29 22:26:41
Archive generated by hypermail 2.3.0.