Re: C64 MMU POC

From: Mia Magnusson <mia_at_plea.se>
Date: Sun, 22 Sep 2019 21:37:11 +0200
Message-ID: <20190922213711.00001114_at_plea.se>
Den Sun, 22 Sep 2019 13:31:54 -0500 skrev Jim Brain <brain_at_jbrain.com>:
> On 9/22/2019 6:39 AM, MichaƂ Pleban wrote:
> > Hello!
> >
> > Jim Brain wrote:
> >>    * Not sure how to hide the registers under some other IO, like
> >> SID mirrors or such, as any write will bleed through to the SID,
> >> unless IO is mapped out (and, I think memory write enable is not
> >> strobed when you are in IO space, but I could be wrong.  Either
> >> way, hiding under IO means essentially you'll have to bank IO out
> >> to use.  I'm not sure that's useful.
> > SID uses only registers $D400-$D41C, so you could reuse $D41D-$D41F
> > without any worry that the writes do anything to the SID.
> >
> > Regards,
> > Michau.
> >
> >
> 2 issues:
> 
>   * Some of the newer DIS replacements use those addresses
>   * The MMU needs far more than 4 addresses, unless I switch to
> indirect registers (IO1 is the address, IO2 is the data), but I'd
> prefer not to do that.

Perhaps use extra addresses in the VIC-II address space? (Not sure if
anything bad happens if you touch those addresses though).

Maybe you could put registers in the $FFxx range like on the C128, with
enable/disable in the regular I/O space.

-- 
(\_/) Copy the bunny to your mails to help
(O.o) him achieve world domination.
(> <) Come join the dark side.
/_|_\ We have cookies.
Received on 2020-05-29 22:41:37

Archive generated by hypermail 2.3.0.