Re: 6510 I/O port as chip selects to expand memory

Contemporary messages sorted: [ by date ] [ by thread ] [ by subject ] [ by author ] [ by messages with attachments ]

From: smf <smf_at_null.net>
Date: Thu, 18 Nov 2021 10:19:02 +0000
Message-ID: <2edfef79-a5b4-11da-1a9d-9e468a8b0487_at_null.net>

The 6510 only actually has 6 bits, the 6510-1 & 6510-2 have 8 bits.

Be careful how you design it, the 6509 based cbm2 pretty much did what
you're suggesting and programming them was terrible.

On 17/11/2021 23:01, Claudio Sánchez wrote:
>
> Can this I/O port be used in a new design as chip select for memory
> banking?
>

Received on 2021-11-18 12:00:03

This message: [ Message body ]
Next message: Gerrit Heitsch: "Re: 6510 I/O port as chip selects to expand memory"
Previous message: David Wood: "Re: 6510 I/O port as chip selects to expand memory"
Maybe in reply to: Claudio Sánchez: "6510 I/O port as chip selects to expand memory"
Next in thread: Gerrit Heitsch: "Re: 6510 I/O port as chip selects to expand memory"

Contemporary messages sorted: [ by date ] [ by thread ] [ by subject ] [ by author ] [ by messages with attachments ]

Archive generated by hypermail 2.3.0.