Hi Jim, not knowing about the previous attempt we re-did a dissection a year ago: http://forum.6502.org/viewtopic.php?f=4&t=6674 The 3rd post contains a "cheatsheet" which pretty much should be what you need!? /Frank On 01.01.2023 07:30, Jim Brain wrote: > On 12/31/2022 4:10 PM, David Roberts wrote: >> I thought I had commented the transistor schematic as to how it >> 'worked'. I will double-check myself tomorrow... > I'll admit I didn't read the entire doc, just perused it and thought, > "hmmm, I'd need to get this into a bit higher level notation and then > I thought I'd later see if there was an alternate way to quickly get > there to then create the Verilog. >> >> This is pretty much 8 parallel shift registers each consisting of 8 >> bits. The registers can be preloaded. > That would be an xc9572xl, which I have a ton of here (long time ago > buy at a good price). I'm interested in synthesizing it, but it would > be nice if someone could help me get it into logic element notation. >> >> Each chain of registers can be shortened from 8 bits and there is the >> usual "end around shift" with an xor gate. > > Jim > > > >Received on 2023-01-01 11:00:02
Archive generated by hypermail 2.3.0.