On 2013-04-08, at 22:32, Gerrit Heitsch wrote: >>>> If you tristate the cpu, you still have half the cycle left for the >>>> write. Not much more difficult. >>> >>> You also need to monitor the BA (RDY) line, otherwise you'll run into trouble when the VIC does a badline and uses the complete cycle. >> >> But - generally - if this is done on power-up, then it could possibly be done before VIC gets initialised (I assume - maybe wrong now - that it powers up with "screen disabled" state)? > > It will still do its own read cycles even if they're dummy cycles, including the refresh cycles. You might be able to get rid of the badlines though. That's what I meant. Clearing the "screen disable" bit (bit 4 at SCROLY register) is the soft way to get rid of bad lines, used in many timing critical operations. If this bit is (as I expect) cleared on power-up then at least the bad lines are not interfering and there would be no need to monitor the extra line. -- SD! Message was sent through the cbm-hackers mailing listReceived on 2013-04-08 21:00:47
Archive generated by hypermail 2.2.0.