Re: CPLDs/FPGAs toolchain

Hello!

silverdr@wfmh.org.pl wrote:

> He put a disclaimer that those are his personal opinions. As for me - I read the descriptions and comparisons, look at the examples in both languages and the only advantage of Verilog I notice is a more familiar syntax. But I - personally - don't find it to be a real advantage. In any case - whether it's vim or emacs :-) - personal taste most probably.

Another personal opinion here: I did logic synthesis at the university
in both VHDL and Verilog. So after actually using both of them, not just
reading their description, I must say that I would absolutely prefer
Verilog. VHDL requires typing much more to achieve the same effect.
Think about Pascal syntax versus C syntax and you will get the idea.
After you write few hundred lines of "code", you will start appreciating
that.

Regards,
Michau.




       Message was sent through the cbm-hackers mailing list