Re: RAM replacements

From: Gerrit Heitsch <gerrit_at_laosinh.s.bawue.de>
Date: Wed, 12 Sep 2012 21:18:05 +0200
Message-ID: <5050DFED.7020506@laosinh.s.bawue.de>
On 09/12/2012 09:09 PM, silverdr@wfmh.org.pl wrote:
>
>
> Hmm.. ORing them "waits" for both going LO before selecting the chip. To me it makes some sense, if the _CAS is delayed through PLA propagation, to wait for it so that the timing remains more or less unchanged.

The object of the OR is not waiting for the falling edge of _CAS but to 
go inactive at the rising edge of _RAS since that also unlatches the 
74HCT573 while _CAS is still low due to the PLA delay.

  Gerrit






       Message was sent through the cbm-hackers mailing list
Received on 2012-09-12 20:00:52

Archive generated by hypermail 2.2.0.