Re: Accessing the C64 memory between 65xx chips operations.

Contemporary messages sorted: [ by date ] [ by thread ] [ by subject ] [ by author ] [ by messages with attachments ]

From: tokafondo <tokafondo_at_gmail.com>
Date: Sun, 19 Apr 2020 14:33:24 -0500 (CDT)
Message-ID: <1587324804660-0.post_at_n4.nabble.com>

Well... Do the CPU also follow the VIC timing rule? Ask for access and wait,
to say... 200ns and then read or write?



--
Sent from: http://cbm-hackers.2304266.n4.nabble.com/

Received on 2020-05-30 01:30:33

This message: [ Message body ]
Next message: Gerrit Heitsch: "Re: Accessing the C64 memory between 65xx chips operations."
Previous message: Gerrit Heitsch: "Re: Accessing the C64 memory between 65xx chips operations."
Maybe in reply to: tokafondo: "Accessing the C64 memory between 65xx chips operations."
Next in thread: Gerrit Heitsch: "Re: Accessing the C64 memory between 65xx chips operations."

Contemporary messages sorted: [ by date ] [ by thread ] [ by subject ] [ by author ] [ by messages with attachments ]

Archive generated by hypermail 2.3.0.