RE: Theorizing: chip select lines as clock speed selectors in a overclocked 6510 on a C64

From: Baltissen, GJPAA (Ruud) <"Baltissen,>
Date: Fri, 1 Jul 2022 05:06:27 +0000
Message-ID: <PAXPR10MB55205885509BB37A4333187CE1BD9_at_PAXPR10MB5520.EURPRD10.PROD.OUTLOOK.COM>
Yes 😊



-----Original Message-----
From: Jim Brain <brain_at_jbrain.com>
Sent: vrijdag 1 juli 2022 01:53
To: cbm-hackers_at_musoftware.de
Subject: Re: Theorizing: chip select lines as clock speed selectors in a overclocked 6510 on a C64



On 6/30/2022 4:36 AM, Baltissen, GJPAA (Ruud) wrote:

>> But, if that's what you want, then triggering on the falling edge seems enough. (and yes, checking BA is needed as well).

> The C64/128 needs (almost) a complete top half of the clock to read or write data. So the faster device _has_ to detect the rising edge first so it can halt to meet this timing limitation. After the falling edge it can continue at full speed. Just pops up: this is IMHO exactly what the SuperCPU does when it has to access the C64/128.



I can't argue that point.  I misunderstood your initial post as trying to wait until the entire top half of the cycle was seen and then doing work, and if that is needed, then only the falling edge detection is needed.



Now that I understand your point (you need to detect the PHI2 cycle early enough in the cycle to ensure you have enough time to read/write memory in the 64), I take your comment as describing a circuit that triggers on the rising edge of PHI2 to place address and data and removes (tristates) address and data from the bus on the falling edge. That way, you ensure that data and address lines are valid long enough for the VIC address demux to do it's work and the RAM to accept the address and data for storage or the address alone for reading.



Jim





De informatie in dit e-mailbericht is vertrouwelijk en uitsluitend bestemd voor de
geadresseerde. Wanneer u dit bericht per abuis ontvangt, verzoeken wij u contact op te
nemen met de afzender per kerende e-mail. Verder verzoeken wij u in dat geval dit
e-mailbericht te vernietigen en de inhoud ervan aan niemand openbaar te maken.
Wij aanvaarden geen aansprakelijkheid voor onjuiste, onvolledige dan wel ontijdige
overbrenging van de inhoud van een verzonden e-mailbericht, noch voor daarbij
overgebrachte virussen.

APG Groep N.V. is gevestigd te Heerlen en is ingeschreven in het
handelsregister van de Kamer van Koophandel Limburg onder nummer 14099617


The information contained in this e-mail is confidential and may be privileged.
It may be read, copied and used only by the intended recipient.
If you have received it in error, please contact the sender immediately by
return e-mail; please delete in this case the e-mail and do not disclose its
contents to any person. We don't accept liability for any errors, omissions,
delays of receipt or viruses in the contents of this message which arise as a
result of e-mail transmission.

APG Groep N.V. is registered in the trade register of the Chamber
of Commerce Limburg, The Netherlands, registration number: 14099617
Received on 2022-07-01 08:00:02

Archive generated by hypermail 2.3.0.